VerilogCSP
From Infogalactic: the planetary knowledge core
Lua error in package.lua at line 80: module 'strict' not found. In integrated circuit design, VerilogCSP [1] is a set of macros added to Verilog HDL to support Communicating Sequential Processes (CSP) channel communications. These macros are intended to be used in designing digital asynchronous circuits. VerilogCSP also describes nonlinear pipelines and high-level channel timing properties, such as forward and backward latencies, minimum cycle time, and slack.
External links
References
<templatestyles src="Reflist/styles.css" />
Cite error: Invalid <references> tag; parameter "group" is allowed only.
<references />, or <references group="..." />- ↑ Lua error in package.lua at line 80: module 'strict' not found.
