Page attribute table
<templatestyles src="Module:Hatnote/styles.css"></templatestyles>
The page attribute table (PAT) is a processor supplementary capability extension to the page table format of certain x86 and x86-64 microprocessors. Like memory type range registers (MTRRs), they allow for fine-grained control over how areas of memory are cached, and are a companion feature to the MTRRs.[1]
Unlike MTRRs, which provide the ability to manipulate the behavior of caching for a limited number of fixed physical address ranges, Page Attribute Tables allow for such behavior to be specified on a per-page basis, greatly increasing the ability of the operating system to select the most efficient behavior for any given task.[2]
Processors
The PAT is available on Pentium III and newer CPUs, and on non-Intel CPUs.
See also
References
- ↑ Lua error in package.lua at line 80: module 'strict' not found.
- ↑ Lua error in package.lua at line 80: module 'strict' not found.
External links
- Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1 see chapter 11, section 12.
<templatestyles src="Asbox/styles.css"></templatestyles>
 |
This computing article is a stub. You can help Wikipedia by expanding it. |
